Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Electronics
»
Sequential Logic Circuits
What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs?
The output word decreases by 1.
The output word decreases by 2.
The output word increases by 1.
The output word increases by 2.
Correct Answer:
The output word decreases by 1.
← Previous Question
Next Question→
More Questions from
Sequential Logic Circuits
One of the major drawbacks to the use of asynchronous counters is that:
What type of register would shift a complete binary number in one bit at a time and shift all the stored bits out one bit at a time?
To operate correctly, starting a ring counter requires:
A ripple counter's speed is limited by the propagation delay of:
A sequence of equally spaced timing pulses may be easily generated by which type of counter circuit?
What is a shift register that will accept a parallel input and can shift data left or right called?
Synchronous counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:
Which type of device may be used to interface a parallel data format with external equipment's serial format?
What is meant by parallel-loading the register?
An asynchronous decade counter increases its value by ten for each clock pulse.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments