The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.

• control bus
• control instructions
• address decoder
• CPU