Curioustab

Home » Digital Electronics » Flip-Flops

A J-K flip-flop is in a "no change" condition when ________.

J = 1, K = 1
J = 1, K = 0
J = 0, K = 1
J = 0, K = 0

Correct Answer: J = 0, K = 0

← Previous Question Next Question→

More Questions from Flip-Flops

How can the cross-coupled NAND flip-flop be made to have active-HIGH S-R inputs?
On a master-slave flip-flop, when is the master enabled?
Why are the S and R inputs of a gated flip-flop said to be synchronous?
The circuit given below fails to function; the inputs are checked with a logic probe and the following indications are obtained: CLK, J1, J2, J3, K1, K2, and K3 are pulsing. Q and are HIGH. and PRE are LOW. What could be causing the problem?
An RC circuit used in a 74122 retriggerable one-shot has an REXT of 100 kΩ and a CEXT of 0.005 µF. The pulse width is ________.
In VHDL, how is each instance of a component addressed?
What is the hold condition of a flip-flop?
An RC circuit used in a nonretriggerable 74121 one-shot has an REXT of 49 kΩ and a CEXT of 0.2 µF. The pulse width (tW) is approximately ________.
In a 555 timer, three 5 kΩ resistors provide a trigger level of ________.
Does the cross-coupled NOR flip-flop have active-HIGH or active-LOW set and reset inputs?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion