Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Flip-Flops
The circuit given below fails to function; the inputs are checked with a logic probe and the following indications are obtained: CLK, J1, J2, J3, K1, K2, and K3 are pulsing. Q and are HIGH. and PRE are LOW. What could be causing the problem?
There is no problem.
The clock should be held HIGH.
The PRE is stuck LOW.
The CLR is stuck HIGH.
Correct Answer:
The PRE is stuck LOW.
← Previous Question
Next Question→
More Questions from
Flip-Flops
An RC circuit used in a 74122 retriggerable one-shot has an REXT of 100 kΩ and a CEXT of 0.005 µF. The pulse width is ________.
In VHDL, how is each instance of a component addressed?
What is the hold condition of a flip-flop?
An RC circuit used in a nonretriggerable 74121 one-shot has an REXT of 49 kΩ and a CEXT of 0.2 µF. The pulse width (tW) is approximately ________.
In a 555 timer, three 5 kΩ resistors provide a trigger level of ________.
Does the cross-coupled NOR flip-flop have active-HIGH or active-LOW set and reset inputs?
On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________.
A 555 operating as a monostable multivibrator has a C1 = 0.01 µF. Determine R1 for a pulse width of 2 ms.
Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is ________.
Edge-triggered flip-flops must have:
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments