Curioustab

Home » Digital Electronics » Flip-Flops

In a 555 timer, three 5 kΩ resistors provide a trigger level of ________.

1/4 VCC and a threshold level 1/2 VCC
1/3 VCC and a threshold level 3/4 VCC
1/3 VCC and a threshold level 2/3 VCC
1/4 VCC and a threshold level 2/3 VCC

Correct Answer: 1/3 VCC and a threshold level 2/3 VCC

← Previous Question Next Question→

More Questions from Flip-Flops

Does the cross-coupled NOR flip-flop have active-HIGH or active-LOW set and reset inputs?
On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________.
A 555 operating as a monostable multivibrator has a C1 = 0.01 µF. Determine R1 for a pulse width of 2 ms.
Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is ________.
Edge-triggered flip-flops must have:
What is the difference between the 7476 and the 74LS76?
With regard to a D latch, ________.
Which of the following best describes the action of pulse-triggered FF's?
The phenomenon of interpreting unwanted signals on J and K while Cp (clock pulse) is HIGH is called ________.
What is one disadvantage of an S-R flip-flop?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion