Curioustab

Home » Digital Electronics » Flip-Flops

What is the hold condition of a flip-flop?

both S and R inputs activated
no active S or R input
only S is active
only R is active

Correct Answer: no active S or R input

← Previous Question Next Question→

More Questions from Flip-Flops

An RC circuit used in a nonretriggerable 74121 one-shot has an REXT of 49 kΩ and a CEXT of 0.2 µF. The pulse width (tW) is approximately ________.
In a 555 timer, three 5 kΩ resistors provide a trigger level of ________.
Does the cross-coupled NOR flip-flop have active-HIGH or active-LOW set and reset inputs?
On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________.
A 555 operating as a monostable multivibrator has a C1 = 0.01 µF. Determine R1 for a pulse width of 2 ms.
Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is ________.
Edge-triggered flip-flops must have:
What is the difference between the 7476 and the 74LS76?
With regard to a D latch, ________.
Which of the following best describes the action of pulse-triggered FF's?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion