Curioustab

Home » Electronics » Sequential Logic Circuits

What is a shift register that will accept a parallel input and can shift data left or right called?

tri-state
end around
bidirectional universal
conversion

Correct Answer: bidirectional universal

← Previous Question Next Question→

More Questions from Sequential Logic Circuits

Synchronous counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:
Which type of device may be used to interface a parallel data format with external equipment's serial format?
What is meant by parallel-loading the register?
An asynchronous decade counter increases its value by ten for each clock pulse.
A multiplexed display circuit uses a technique called time division modulation.
The serial-in, parallel-out shift register transfers data from one parallel data bus to another parallel data bus one bit at a time across a single line.
Counters are common components in digital clocks.
In an asynchronous counter, each state is clocked by the same pulse.
Asynchronous inputs will cause the flip-flop to respond immediately with regard to the clock input.
A serial-in, serial-out shift register transfers data from one line of a parallel bus to another line one bit at a time.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion