Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Memory and Storage
What is a multitap digital delay line?
a series of inverter gates with RC circuits between each one
a series of inverter gates with RL circuits between each one
a series of NAND gates with RC circuits between each one
a series of NAND gates with RL circuits between each one
Correct Answer:
a series of inverter gates with RC circuits between each one
← Previous Question
Next Question→
More Questions from
Memory and Storage
How many 8 k × 1 RAMs are required to achieve a memory with a word capacity of 8 k and a word length of eight bits?
Which is not a hard disk performance parameter?
Which is not a magnetic storage device?
Which is not part of a hard disk drive?
How many address bits are required for a 4096-bit memory organized as a 512 × 8 memory?
A burst refresh and a normal memory operation of a DRAM can be interspersed.
The address-decoding scheme for a 16K-byte EPROM memory system requires a 1-to-8-address decoder when 4K × 8 memory is used.
Main computer memory is usually DRAM because of its high density and low cost; cache memory is usually SRAM because of its high speed.
Testing and troubleshooting the decoding logic will not reveal problems with the memory chips and their connections to the CPU busses.
Fusible-link PROMs are programmed by removing the desired fuse links using a microscope and tweezers.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments