Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Flip-Flops
Edge-triggered flip-flops must have:
very fast response times.
at least two inputs to handle rising and falling edges.
a pulse transition detector.
active-LOW inputs and complemented outputs.
Correct Answer:
a pulse transition detector.
← Previous Question
Next Question→
More Questions from
Flip-Flops
What is the difference between the 7476 and the 74LS76?
With regard to a D latch, ________.
Which of the following best describes the action of pulse-triggered FF's?
The phenomenon of interpreting unwanted signals on J and K while Cp (clock pulse) is HIGH is called ________.
What is one disadvantage of an S-R flip-flop?
Which of the following describes the operation of a positive edge-triggered D flip-flop?
Master-slave J-K flip-flops are called pulse-triggered or level-triggered devices because input data is read during the entire time the clock pulse is at a LOW level.
Four positive edge-triggered D flip-flops are used to store a 4-bit binary number as shown below. Determine if the circuit is functioning properly, and if not, what might be wrong.
The symbols on this flip-flop device indicate ________.
To completely load and then unload an 8-bit register requires how many clock pulses?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments