On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________.

• the clock pulse is LOW
• the clock pulse is HIGH
• the clock pulse transitions from LOW to HIGH
• the clock pulse transitions from HIGH to LOW