Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Flip-Flops
On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________.
the clock pulse is LOW
the clock pulse is HIGH
the clock pulse transitions from LOW to HIGH
the clock pulse transitions from HIGH to LOW
Correct Answer:
the clock pulse transitions from LOW to HIGH
← Previous Question
Next Question→
More Questions from
Flip-Flops
A 555 operating as a monostable multivibrator has a C1 = 0.01 µF. Determine R1 for a pulse width of 2 ms.
Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is ________.
Edge-triggered flip-flops must have:
What is the difference between the 7476 and the 74LS76?
With regard to a D latch, ________.
Which of the following best describes the action of pulse-triggered FF's?
The phenomenon of interpreting unwanted signals on J and K while Cp (clock pulse) is HIGH is called ________.
What is one disadvantage of an S-R flip-flop?
Which of the following describes the operation of a positive edge-triggered D flip-flop?
Master-slave J-K flip-flops are called pulse-triggered or level-triggered devices because input data is read during the entire time the clock pulse is at a LOW level.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments