Curioustab

Home » Digital Electronics » Counters

A MOD-16 ripple counter is holding the count 10012. What will the count be after 31 clock pulses?

10002
10102
10112
11012

Correct Answer: 10002

← Previous Question Next Question→

More Questions from Counters

A principle regarding most display decoders is that when the correct input is present, the related output will switch:
Synchronous (parallel) counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:
What function will the counter shown below be performing during period "B" on the timing diagram?
Any divide-by-N counter can be formed by using external gating to ________ at a predetermined number.
The terminal count of a modulus-11 binary counter is ________.
Which of the following is an example of a counter with a truncated modulus?
Which of the following procedures could be used to check the parallel loading feature of a counter?
Referring to the given figure, what causes the Control FF to reset after D7?
The circuit given below has no output on Q1 when examined with an oscilloscope. All J-K inputs are HIGH, the CLK signal is present, and the Q0 is toggling. The C input of FF1 is a constant LOW. What could be causing the problem?
Which segments (by letter) of a seven-segment display need to be active in order to display a digit 6?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion