Curioustab

Home » Digital Electronics » Counters

Any divide-by-N counter can be formed by using external gating to ________ at a predetermined number.

HIGH
reset
LOW
preset

Correct Answer: reset

← Previous Question Next Question→

More Questions from Counters

The terminal count of a modulus-11 binary counter is ________.
Which of the following is an example of a counter with a truncated modulus?
Which of the following procedures could be used to check the parallel loading feature of a counter?
Referring to the given figure, what causes the Control FF to reset after D7?
The circuit given below has no output on Q1 when examined with an oscilloscope. All J-K inputs are HIGH, the CLK signal is present, and the Q0 is toggling. The C input of FF1 is a constant LOW. What could be causing the problem?
Which segments (by letter) of a seven-segment display need to be active in order to display a digit 6?
For a multistage counter to be truly synchronous, the ________ of each stage must be connected to ________.
A MOD-12 and a MOD-10 counter are cascaded. Determine the output frequency if the input clock frequency is 60 MHz.
A ripple counter's speed is limited by the propagation delay of:
In a seven-segment LED display, the BCD must be decoded into a format that can be used to drive the decimal numeric display.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion