The circuit given below fails to function; the inputs are checked with a logic probe and the following indications are obtained: CLK, J1, J2, J3, K1, K2, and K3 are pulsing. Q and are HIGH. and PRE are LOW. What could be causing the problem?
Options
A. There is no problem.
B. The clock should be held HIGH.
C. The PRE is stuck LOW.
D. The CLR is stuck HIGH.
Correct Answer
The PRE is stuck LOW.
More questions
1. A NAND gate output is LOW only if all the inputs are HIGH.