logo

CuriousTab

CuriousTab

Discussion

Home ‣ Digital Electronics ‣ Flip-Flops Comments
  • Question

  • With four J-K flip-flops wired as an asynchronous counter, the first output change of divider #4 indicates a count of how many input clock pulses?


  • Options
  • A. 16
  • B. 8
  • C. 4
  • D. 2

  • Correct Answer
  • 8 

    • Tags: AIEEE, Bank Exams, CAT, GATE, Analyst, Bank Clerk, Bank PO

    Flip-Flops problems

    Search Results

    • 1. A 555 timer is connected for astable operation as shown below along with the output waveform. It is determined that the duty cycle should be 0.5. What steps need to be taken to correct the duty cycle, while maintaining the same output frequency?


    • Options
    • A. Increase the value of C.
    • B. Increase Vcc and decrease RL.
    • C. Decrease R1 and R2.
    • D. Decrease R1 and increase R2.
      • Discuss
    • 2. How many flip-flops are in the 7475 IC?

    • Options
    • A. 1
    • B. 2
    • C. 4
    • D. 8
      • Discuss
    • 3. The carry propagation can be expressed as ________.

    • Options
    • A. Cp = AB
    • B. Cp = A + B
    • C.
    • D.
      • Discuss
    • 4. The design concept of using building blocks of circuits in a PLD program is called a(n):

    • Options
    • A. hierarchical design.
    • B. architectural design.
    • C. digital design.
    • D. verilog.
      • Discuss
    • 5. When adding an even parity bit to the code 110010, the result is ________.

    • Options
    • A. 1110010
    • B. 1111001
    • C. 110010
    • D. 001101
      • Discuss
    • 6. The output pulse width for a 555 monostable circuit with R1 = 3.3 kΩ and C1 = 0.02 µF is ________.

    • Options
    • A. 7.3 µs
    • B. 73 µs
    • C. 7.3 ms
    • D. 73 ms
      • Discuss
    • 7. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?

    • Options
    • A. cross coupling
    • B. gate impedance
    • C. low input voltages
    • D. asynchronous operation
      • Discuss
    • 8. A J-K flip-flop is in a "no change" condition when ________.

    • Options
    • A. J = 1, K = 1
    • B. J = 1, K = 0
    • C. J = 0, K = 1
    • D. J = 0, K = 0
      • Discuss
    • 9. How can the cross-coupled NAND flip-flop be made to have active-HIGH S-R inputs?

    • Options
    • A. It can't be done.
    • B. Invert the Q outputs.
    • C. Invert the S-R inputs.
      • Discuss
    • 10. On a master-slave flip-flop, when is the master enabled?

    • Options
    • A. when the gate is LOW
    • B. when the gate is HIGH
    • C. both of the above
    • D. neither of the above
      • Discuss

    Comments

    There are no comments.
Enter a new Comment




Aptitude

Engineering

Programming

Reasoning

Links

Copyright ©CuriousTab. All rights reserved.