Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Flip-Flops
Which of the following describes the operation of a positive edge-triggered D flip-flop?
If both inputs are HIGH, the output will toggle.
The output will follow the input on the leading edge of the clock.
When both inputs are LOW, an invalid state exists.
The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
Correct Answer:
The output will follow the input on the leading edge of the clock.
← Previous Question
Next Question→
More Questions from
Flip-Flops
Master-slave J-K flip-flops are called pulse-triggered or level-triggered devices because input data is read during the entire time the clock pulse is at a LOW level.
Four positive edge-triggered D flip-flops are used to store a 4-bit binary number as shown below. Determine if the circuit is functioning properly, and if not, what might be wrong.
The symbols on this flip-flop device indicate ________.
To completely load and then unload an 8-bit register requires how many clock pulses?
A 555 operating as a monostable multivibrator has a C1 = 100 µF. Determine R1 for a pulse width of 500 ms.
As a general rule for stable flip-flop triggering, the clock pulse rise and fall times must be:
Propagation delay time, tPLH, is measured from the ________.
The output pulse width of a 555 monostable circuit with R1 = 4.7 kΩ and C1 = 47 µF is ________.
What does the triangle on the clock input of a J-K flip-flop mean?
What is another name for a one-shot?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments