Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Flip-Flops
An invalid condition in the operation of an active-HIGH input S-R latch occurs when ________.
HIGHs are applied simultaneously to both inputs S and R
LOWs are applied simultaneously to both inputs S and R
a LOW is applied to the S input while a HIGH is applied to the R input
a HIGH is applied to the S input while a LOW is applied to the R input
Correct Answer:
HIGHs are applied simultaneously to both inputs S and R
← Previous Question
Next Question→
More Questions from
Flip-Flops
The timing network that sets the output frequency of a 555 astable circuit contains ________.
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
What is the difference between the enable input of the 7475 and the clock input of the 7474?
What is the significance of the J and K terminals on the J-K flip-flop?
If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH?
How is a J-K flip-flop made to toggle?
Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?
How many flip-flops are required to produce a divide-by-128 device?
A positive edge-triggered J-K flip-flop is used to produce a two-phase clock. However, when the circuit is operated it produces erratic results. Close examination with a scope reveals the presence of glitches. What causes the glitches, and how might the problem be corrected?
For an S-R flip-flop to be set or reset, the respective input must be:
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments