Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Flip-Flops
Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?
The logic level at the D input is transferred to Q on NGT of CLK.
The Q output is ALWAYS identical to the CLK input if the D input is HIGH.
The Q output is ALWAYS identical to the D input when CLK = PGT.
The Q output is ALWAYS identical to the D input.
Correct Answer:
The logic level at the D input is transferred to Q on NGT of CLK.
← Previous Question
Next Question→
More Questions from
Flip-Flops
How many flip-flops are required to produce a divide-by-128 device?
A positive edge-triggered J-K flip-flop is used to produce a two-phase clock. However, when the circuit is operated it produces erratic results. Close examination with a scope reveals the presence of glitches. What causes the glitches, and how might the problem be corrected?
For an S-R flip-flop to be set or reset, the respective input must be:
A 555 operating as a monostable multivibrator has an R1 of 220 kΩ. Determine C1 for a pulse width of 4 ms.
Which is not a real advantage of HDL?
A gated S-R latch and its associated waveforms are shown below. What, if anything, is wrong and what could be causing the problem?
A 555 operating as a monostable multivibrator has an R1 of 1 MΩ. Determine C1 for a pulse width of 2 s.
Two J-K flip-flops with their J-K inputs tied HIGH are cascaded to be used as counters. After four input clock pulses, the binary count is ________.
If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high?
Which of the following is not generally associated with flip-flops?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments