Curioustab

Home » Digital Electronics » Flip-Flops

With four J-K flip-flops wired as an asynchronous counter, the first output change of divider #4 indicates a count of how many input clock pulses?

16
8
4
2

Correct Answer: 8

← Previous Question Next Question→

More Questions from Flip-Flops

The output pulse width for a 555 monostable circuit with R1 = 3.3 kΩ and C1 = 0.02 µF is ________.
Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?
A J-K flip-flop is in a "no change" condition when ________.
How can the cross-coupled NAND flip-flop be made to have active-HIGH S-R inputs?
On a master-slave flip-flop, when is the master enabled?
Why are the S and R inputs of a gated flip-flop said to be synchronous?
The circuit given below fails to function; the inputs are checked with a logic probe and the following indications are obtained: CLK, J1, J2, J3, K1, K2, and K3 are pulsing. Q and are HIGH. and PRE are LOW. What could be causing the problem?
An RC circuit used in a 74122 retriggerable one-shot has an REXT of 100 kΩ and a CEXT of 0.005 µF. The pulse width is ________.
In VHDL, how is each instance of a component addressed?
What is the hold condition of a flip-flop?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion