logo

CuriousTab

CuriousTab

Flip-Flops problems

  • 1. How many flip-flops are in the 7475 IC?

  • Options
  • A. 1
  • B. 2
  • C. 4
  • D. 8
    • Discuss
  • 2. A 555 timer is connected for astable operation as shown below along with the output waveform. It is determined that the duty cycle should be 0.5. What steps need to be taken to correct the duty cycle, while maintaining the same output frequency?

    Digital Electronics Flip-Flops: A 555 timer is connected for astable operation as shown below along with the output waveform. It is


  • Options
  • A. Increase the value of C.
  • B. Increase Vcc and decrease RL.
  • C. Decrease R1 and R2.
  • D. Decrease R1 and increase R2.
    • Discuss
  • 3. With four J-K flip-flops wired as an asynchronous counter, the first output change of divider #4 indicates a count of how many input clock pulses?

  • Options
  • A. 16
  • B. 8
  • C. 4
  • D. 2
    • Also asked in: AIEEE, Bank Exams, CAT, GATE, Analyst, Bank Clerk, Bank PO

    • Discuss
  • 4. The output pulse width for a 555 monostable circuit with R1 = 3.3 kΩ and C1 = 0.02 µF is ________.

  • Options
  • A. 7.3 µs
  • B. 73 µs
  • C. 7.3 ms
  • D. 73 ms
    • Discuss
  • 5. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?

  • Options
  • A. cross coupling
  • B. gate impedance
  • C. low input voltages
  • D. asynchronous operation
    • Discuss
  • 6. A J-K flip-flop is in a "no change" condition when ________.

  • Options
  • A. J = 1, K = 1
  • B. J = 1, K = 0
  • C. J = 0, K = 1
  • D. J = 0, K = 0
    • Discuss
  • 7. How can the cross-coupled NAND flip-flop be made to have active-HIGH S-R inputs?

  • Options
  • A. It can't be done.
  • B. Invert the Q outputs.
  • C. Invert the S-R inputs.
    • Discuss
  • 8. On a master-slave flip-flop, when is the master enabled?

  • Options
  • A. when the gate is LOW
  • B. when the gate is HIGH
  • C. both of the above
  • D. neither of the above
    • Discuss
  • 9. Why are the S and R inputs of a gated flip-flop said to be synchronous?

  • Options
  • A. They must occur with the gate.
  • B. They occur independent of the gate.
    • Discuss
  • 10. The circuit given below fails to function; the inputs are checked with a logic probe and the following indications are obtained: CLK, J1, J2, J3, K1, K2, and K3 are pulsing. Q and Digital Electronics Flip-Flops: The circuit given below fails to function; the inputs are checked with a logic probe and the followi are HIGH. Digital Electronics Flip-Flops: The circuit given below fails to function; the inputs are checked with a logic probe and the followi and PRE are LOW. What could be causing the problem?

    Digital Electronics Flip-Flops: The circuit given below fails to function; the inputs are checked with a logic probe and the followi


  • Options
  • A. There is no problem.
  • B. The clock should be held HIGH.
  • C. The PRE is stuck LOW.
  • D. The CLR is stuck HIGH.
    • Discuss

First 2 3 4 ... 9 .. 15 16 Last

Aptitude

Engineering

Programming

Reasoning

Links

Copyright ©CuriousTab. All rights reserved.