CuriousTab
Search
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Flip-Flops problems
1. When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________.
Options
A.
S
= 1,
R
= 1
B.
S
= 1,
R
= 0
C.
S
= 0,
R
= 1
D.
S
= 0,
R
= 0
Show Answer
Scratch Pad
Discuss
Correct Answer:
S
= 0,
R
= 0
2. The advantage of a J-K flip-flop over an S-R FF is that ________.
Options
A. it has fewer gates
B. it has only one output
C. it has no invalid states
D. it does not require a clock input
Show Answer
Scratch Pad
Discuss
Correct Answer: it has no invalid states
3. A major drawback to an
latch is its ________.
Options
A. complexity
B. slow speed
C. invalid condition
D. latch mode
Show Answer
Scratch Pad
Discuss
Correct Answer: invalid condition
4. The action of ________ a FF or latch is also called resetting.
Options
A. breaking
B. clearing
C. freeing
D. changing
Show Answer
Scratch Pad
Discuss
Correct Answer: clearing
5. The ________ is the time interval immediately following the active transition of the clock signal.
Options
A. hold time
B. setup time
C. over-time
D. hang-time
Show Answer
Scratch Pad
Discuss
Correct Answer: hold time
6. The toggle mode is the mode in which a(n) ________ changes states for each clock pulse.
Options
A. logic level
B. flip-flop
C. edge-detector circuit
D. toggle detector
Show Answer
Scratch Pad
Discuss
Correct Answer: flip-flop
7. Assume an
latch, made from cross-coupled NAND gates, has a 0 on both inputs. The outputs will be ________.
Options
A.
B.
C.
D.
Show Answer
Scratch Pad
Discuss
Correct Answer:
8. The term hold always means ________.
Options
A.
B.
C.
D. no change
Show Answer
Scratch Pad
Discuss
Correct Answer: no change
9. The asynchronous inputs on a J-K flip-flop ________.
Options
A. are normally not at the active level at the same time
B. take precedence over the J and K inputs
C. do not require a clock pulse to affect the output
D. all of the above
Show Answer
Scratch Pad
Discuss
Correct Answer: all of the above
10. A flip-flop operation is described as a toggle when the result after a clock is ________.
Options
A.
B.
C.
D.
change to opposite states
Show Answer
Scratch Pad
Discuss
Correct Answer:
change to opposite states
First
16
Last
More in Digital Electronics:
Boolean Algebra and Logic Simplification
Code Converters and Multiplexers
Combinational Logic Analysis
Combinational Logic Circuits
Computers
Counters
Describing Logic Circuits
Digital Arithmetic Operations and Circuits
Digital Concepts
Digital Design
Digital Signal Processing
Digital System Projects Using HDL
Ex-OR and Ex-NOR Gates
Flip-Flops
Integrated-Circuit Logic Families
Integrated Circuit Technologies
Interfacing to the Analog World
Logic Families and Their Characteristics
Logic Gates
Memory and Storage
Microprocessor Fundamentals
MSI Logic Circuits
Multivibrators and 555 Timer
Number Systems and Codes
Programmable Logic Device
Shift Registers
Signals and Switches
The 8051 Microcontroller