CuriousTab
Search
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Flip-Flops problems
1. A gated S-R flip-flop goes into the SET condition when
S
is HIGH,
R
is LOW, and
EN
is HIGH.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
2. All multivibrators require feedback.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
3. Most basic latches and flip-flops are available in IC packages of eight latches or flip-flops with a common clock.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
4. The 7475 is an example of an IC
D
latch (also called a bistable latch) that contains four transparent
D
latches.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
5. VHDL
does
require a special designation for an output with a feedback.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
6. Pulse-triggered flip-flops are identified by a bubble on the
Q
output terminal.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
7. Edge-triggered
J-K
flip-flops make it hard for design engineers to know when to accept input data.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
8. The propagation delay time t
PLH
is measured from the triggering edge of the clock pulse to the LOW-to-HIGH transition of the output.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
9. A TOGGLE input to a J-K flip-flop causes the
Q
and
outputs to switch to their opposite state.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
10. Pulse-triggered or level-triggered devices are the same.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
First
9
10
11
...
13
..
15
16
Last
More in Digital Electronics:
Boolean Algebra and Logic Simplification
Code Converters and Multiplexers
Combinational Logic Analysis
Combinational Logic Circuits
Computers
Counters
Describing Logic Circuits
Digital Arithmetic Operations and Circuits
Digital Concepts
Digital Design
Digital Signal Processing
Digital System Projects Using HDL
Ex-OR and Ex-NOR Gates
Flip-Flops
Integrated-Circuit Logic Families
Integrated Circuit Technologies
Interfacing to the Analog World
Logic Families and Their Characteristics
Logic Gates
Memory and Storage
Microprocessor Fundamentals
MSI Logic Circuits
Multivibrators and 555 Timer
Number Systems and Codes
Programmable Logic Device
Shift Registers
Signals and Switches
The 8051 Microcontroller