To completely load and then unload an 8-bit register requires how many clock pul

CuriousTab

CuriousTab

Home Aptitude

Discussion

Home ‣ Digital Electronics ‣ Flip-Flops Comments

Question
To completely load and then unload an 8-bit register requires how many clock pulses?
Options
A. 2
B. 4
C. 8
D. 16

Correct Answer

16

Flip-Flops problems

Search Results

1. The symbols on this flip-flop device indicate ________.
Options
A. triggering takes place on the negative-going edge of the CLK pulse
B. triggering takes place on the positive-going edge of the CLK pulse
C. triggering can take place anytime during the HIGH level of the CLK waveform
D. triggering can take place anytime during the LOW level of the CLK waveform

2. Four positive edge-triggered D flip-flops are used to store a 4-bit binary number as shown below. Determine if the circuit is functioning properly, and if not, what might be wrong.
Options
A. The circuit is functioning properly.
B. Q2 is incorrect; the flip-flop is probably bad.
C. The input to flip-flop 3 (D2) is probably wrong; check the source of D2.
D. A bad connection probably exists between FF-3 and FF-4, causing FF-3 not to reset.

4. Which of the following describes the operation of a positive edge-triggered D flip-flop?
Options
A. If both inputs are HIGH, the output will toggle.
B. The output will follow the input on the leading edge of the clock.
C. When both inputs are LOW, an invalid state exists.
D. The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

7. As a general rule for stable flip-flop triggering, the clock pulse rise and fall times must be:
Options
A. very long.
B. very short.
C. at a maximum value to enable the input control signals to stabilize.
D. of no consequence as long as the levels are within the determinate range of value.

8. Propagation delay time, t_PLH, is measured from the ________.
Options
A. triggering edge of the clock pulse to the LOW-to-HIGH transition of the output
B. triggering edge of the clock pulse to the HIGH-to-LOW transition of the output
C. preset input to the LOW-to-HIGH transition of the output
D. clear input to the HIGH-to-LOW transition of the output

Comments

More in Digital Electronics: