Curioustab

Home » Digital Electronics » Flip-Flops

As a general rule for stable flip-flop triggering, the clock pulse rise and fall times must be:

very long.
very short.
at a maximum value to enable the input control signals to stabilize.
of no consequence as long as the levels are within the determinate range of value.

Correct Answer: very short.

← Previous Question Next Question→

More Questions from Flip-Flops

Propagation delay time, tPLH, is measured from the ________.
The output pulse width of a 555 monostable circuit with R1 = 4.7 kΩ and C1 = 47 µF is ________.
What does the triangle on the clock input of a J-K flip-flop mean?
What is another name for a one-shot?
An invalid condition in the operation of an active-HIGH input S-R latch occurs when ________.
The timing network that sets the output frequency of a 555 astable circuit contains ________.
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
What is the difference between the enable input of the 7475 and the clock input of the 7474?
What is the significance of the J and K terminals on the J-K flip-flop?
If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion