As a general rule for stable flip-flop triggering, the clock pulse rise and fall times must be:

• very long.
• very short.
• at a maximum value to enable the input control signals to stabilize.
• of no consequence as long as the levels are within the determinate range of value.