Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Digital Design
Is the propagation delay from the clock to the output for the 7476 the same as the delay from the set or reset to the output?
yes
Correct Answer:
yes
← Previous Question
Next Question→
More Questions from
Digital Design
Decoupling capacitors should be tied from VCC on one device to ground on a different device.
The purpose of a pull-up resistor is to keep a terminal at a ________ level when it would normally be at a ________ level.
Why does the data sheet for the 7476 only give a minimum value for the clock pulse width (both HIGH and LOW)?
A Schmitt trigger:
A Schmitt trigger has VT+ = 2.0 V and VT– = 1.2 V. What is the hysteresis voltage of the Schmitt trigger?
Why should a LED be pulled LOW from a logic gate rather than pulled HIGH?
Define a race condition for a flip-flop.
Which of the following flip-flop timing parameters indicates the time it takes a Q output to respond to a Cp input?
The main concern when using a pull-down resistor is:
What is the major advantage of the J-K flip-flop over the S-R flip-flop?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments