Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Counters
For a multistage counter to be truly synchronous, the ________ of each stage must be connected to ________.
Cp, the same clock input line
CE, the same clock input line
, the terminal count output
, both clock input lines
Correct Answer:
Cp, the same clock input line
← Previous Question
Next Question→
More Questions from
Counters
A MOD-12 and a MOD-10 counter are cascaded. Determine the output frequency if the input clock frequency is 60 MHz.
A ripple counter's speed is limited by the propagation delay of:
In a seven-segment LED display, the BCD must be decoded into a format that can be used to drive the decimal numeric display.
Synchronous binary counters can only be used for the application of timing of digital systems.
To cascade is to connect in parallel.
Shift register counters use logic functions to reset the registers when the desired count is reached.
Once an up/down counter begins its count sequence, it cannot be reversed.
An effective time delay device can be constructed by using the propagation delay characteristic of parallel shift registers.
Bidirectional shift registers can shift data either right or left.
Parallel in/parallel out registers have parallel input and output busses.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments