Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Take Free Test
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Take Free Test
Digital Computer Electronics Questions
In computer architecture and digital systems, a bus is best described as a coordinated group of conductors used to carry digital signals between components—what is this group composed of?
Within a CPU datapath, the Arithmetic Logic Unit (ALU) performs arithmetic and logical operations primarily on which numeral system representation, as opposed to human-readable decimal?
In positional numeral systems used for digital electronics, the hexadecimal digit set extends from 0–9 and A through which final letter?
In combinational logic design, what is the circuit called that selects data from two or more sources and forwards exactly one of them onto a single transmission line based on select inputs?
Simplify the Boolean expression (X + Y + XY)(X + Z) to its minimal sum form using absorption and distributive properties.
Functionally comparing SR and JK flip-flops, which distinctive capability of the JK flip-flop resolves the SR invalid input and enables robust toggling behavior?
For a 6-input OR gate in combinational logic, identify the single input pattern that yields an output of 0 (logic low).
In digital design methodology, the initial specification of input–output relationships for a logic function is typically captured using what foundational tabular artifact?
Identify the TTL family class that (in its standard specification) can sink approximately 16 mA at logic low and source on the order of a fraction of a milliamp at logic high—what is this device class commonly called?
For an S–R latch implemented with cross-coupled NAND gates (active-low inputs), what condition results when both inputs R and S are driven low simultaneously?
In digital electronics, an OR gate can be conceptualized using simple switch analogies—how should the switches be connected to reflect the OR function (so the output path conducts if any input is asserted)?
In signal-level conventions, a positive-logic AND gate is equivalent to which negative-logic gate (i.e., when 0 and 1 meanings are swapped for inputs and output)?
For a logic gate abstraction, how many input signals can a gate legally accept in digital design practice?
Convert the decimal number 67₁₀ to its octal representation (showing the correctly base-tagged form).
In pulse and switching waveforms, what is the name for the time it takes a pulse to fall from 90% to 10% of its maximum amplitude?
Among common flip-flop designs, which configuration is inherently free from the race-around problem under edge-triggered operation?
Applying De Morgan’s law, what overall logic function results from inverting each input of an AND gate (inputs only, output not inverted)?
For a multi-input NOR gate, what must the input conditions be to obtain a logic-high output at the gate's output?
Compute the 2's complement of the 16-bit binary word 0011 0101 1001 1100 and report the result as grouped bits.
Convert the octal number 112₈ to hexadecimal, expressing the final answer with a base-16 tag.
1
2
3
4
5
6
7
8
9
10
11
12