Curioustab

Home » Digital Electronics » Counters

A J-K flip-flop is reset and must stay reset after the clock pulse. This transition requires that ________.

J and K inputs must both = 0
J must be 0, K doesn't matter
J doesn't matter, K must = 0
J must be 0 and K must be 1

Correct Answer: J must be 0, K doesn't matter

← Previous Question Next Question→

More Questions from Counters

A BCD counter has ________ states.
The duty cycle of the most significant bit from a 4-bit (0–9) BCD counter is ________.
The circuit shown below is used for ________, and for the inputs shown, the DATA output will be ________.
In order to check the CLR function of a counter, ________.
A decade counter will count through decimal ________.
The ________ counter in the Altera library has controls that allow it to count up or down, and perform synchronous parallel load and asynchronous cascading.
A(n) ________ one-shot starts a pulse in response to a trigger and will restart the internal pulse timer every time a subsequent trigger edge occurs before the pulse is complete.
It is a characteristic of ring counters that the ________ equal to the number of flip-flops in the register.
An asynchronous binary up counter, made from a series of leading edge-triggered flip-flops, can be changed to a down counter by ________.
A sequential circuit design is used to ________.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion