Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Electronics
»
Field Effect Transistors (FET)
Which JFET configuration would connect a high-resistance signal source to a low-resistance load?
source follower
common-source
common-drain
common-gate
Correct Answer:
source follower
← Previous Question
Next Question→
More Questions from
Field Effect Transistors (FET)
What is the transconductance of an FET when △ID = 1 mA and △VGS = 1 V?
In the constant-current region, how will the IDS change in an n-channel JFET?
When an input signal reduces the channel size, the process is called:
The overall input capacitance of a dual-gate D-MOSFET is lower because the devices are usually connected:
In an n-channel JFET, what will happen at the pinch-off voltage?
IDSS can be defined as:
A "U" shaped, opposite-polarity material built near a JFET-channel center is called the:
What is the input impedance of a common-gate configured JFET?
With the E-MOSFET, when gate input voltage is zero, drain current is:
Which type of JFET bias requires a negative supply voltage?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments