Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Electronics
»
Field Effect Transistors (FET)
The overall input capacitance of a dual-gate D-MOSFET is lower because the devices are usually connected:
in parallel
with separate insulation
with separate inputs
in series
Correct Answer:
in series
← Previous Question
Next Question→
More Questions from
Field Effect Transistors (FET)
In an n-channel JFET, what will happen at the pinch-off voltage?
IDSS can be defined as:
A "U" shaped, opposite-polarity material built near a JFET-channel center is called the:
What is the input impedance of a common-gate configured JFET?
With the E-MOSFET, when gate input voltage is zero, drain current is:
Which type of JFET bias requires a negative supply voltage?
Which component is considered to be an "OFF" device?
When is a vertical channel E-MOSFET used?
A very simple bias for a D-MOSFET is called:
Junction Field Effect Transistors (JFET) contain how many diodes?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments