The process of designing a synchronous counter that will count in a nonbinary ma

CuriousTab

CuriousTab

Home Aptitude

Discussion

Home ‣ Digital Electronics ‣ Counters See What Others Are Saying!

Question
The process of designing a synchronous counter that will count in a nonbinary manner is primarily based on:
Options
A. external logic circuits that decode the various states of the counter to apply the correct logic levels to the J-K inputs
B. modifying BCD counters to change states on every second input clock pulse
C. modifying asynchronous counters to change states on every second input clock pulse
D. elimination of the counter stages and the addition of combinational logic circuits to produce the desired counts

Correct Answer

external logic circuits that decode the various states of the counter to apply the correct logic levels to the J-K inputs

More questions

3. What is the maximum delay that can occur if four flip-flops are connected as a ripple counter and each flip-flop has propagation delays of t_PHL = 22 ns and t_PLH = 15 ns?
Options
A. 15 ns
B. 22 ns
C. 60 ns
D. 88 ns

9. The combination of waveforms consisting of the given figures 1 and 2 is generally referred to as ________.
Options
A. simultaneous waveforms
B. a timing diagram
C. two-phase waveforms
D. pulse waveforms

Comments

More in Digital Electronics: