Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Counters
The circuit given below fails to produce data output. The individual flip-flops are checked with a logic probe and pulser, and each checks OK. What could be causing the problem?
The data output line may be grounded.
One of the clock input lines may be open.
One of the interconnect lines between two stages may have a solder bridge to ground.
One of the flip-flops may have a solder bridge between its input and Vcc.
Correct Answer:
One of the clock input lines may be open.
← Previous Question
Next Question→
More Questions from
Counters
The process of designing a synchronous counter that will count in a nonbinary manner is primarily based on:
In a VHDL retriggerable edge-triggered one-shot, which condition will not exist when a clock edge occurs?
To operate correctly, starting a ring counter requires:
What type of register is shown below?
Which of the following is a type of shift register counter?
What decimal value is required to produce an output at "X"?
Select the response that best describes the use of the Master Reset on typical 4-bit binary counters.
A 22-MHz clock signal is put into a MOD-16 counter. What is the frequency of the Q output of each stage of the counter?
The final output of a modulus-8 counter occurs one time for every ________.
How many AND gates would be required to completely decode ALL the states of a MOD-64 counter, and how many inputs must each AND gate have?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments