Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Counters
Select the response that best describes the use of the Master Reset on typical 4-bit binary counters.
When MR1 and MR2 are both HIGH, all Qs will be reset to zero.
When MR1 and MR2 are both HIGH, all Qs will be reset to one.
MR1 and MR2 are provided to synchronously reset all four flip-flops.
To enable the count mode, MR1 and MR2 must be held LOW.
Correct Answer:
When MR1 and MR2 are both HIGH, all Qs will be reset to zero.
← Previous Question
Next Question→
More Questions from
Counters
A 22-MHz clock signal is put into a MOD-16 counter. What is the frequency of the Q output of each stage of the counter?
The final output of a modulus-8 counter occurs one time for every ________.
How many AND gates would be required to completely decode ALL the states of a MOD-64 counter, and how many inputs must each AND gate have?
A 4-bit counter has a maximum modulus of ________.
How many data bits can be stored in the register shown below?
A seven-segment, common-anode LED display is designed for:
An asynchronous 4-bit binary down counter changes from count 2 to count 3. How many transitional states are required?
Synchronous counters eliminate the delay problems encountered with asynchronous counters because the:
In an HDL ring counter, many invalid states are included in the programming by:
List which pins need to be connected together on a 7493 to make a MOD-12 counter.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments