In a VHDL retriggerable edge-triggered one-shot, which condition will not exist when a clock edge occurs?

• A trigger edge has occurred and we must load the counter.
• The counter is zero and we need to keep it at zero.
• The shift register is reset.
• The counter is not zero and we need to count down by one.