An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in?

More Questions from Flip-Flops

• The pulse width of a one-shot circuit is determined by ________.
• Which of the following is correct for a D latch?
• Gated S-R flip-flops are called asynchronous because the output responds immediately to input changes.
• On a J-K flip-flop, when is the flip-flop in a hold condition?
• A positive edge-triggered D flip-flop will store a 1 when ________.
• A J-K flip-flop with J = 1 and K = 1 has a 20 kHz clock input. The Q output is ________.
• When is a flip-flop said to be transparent?
• In VHDL, in which declaration section is a COMPONENT declared?
• Asynchronous inputs will cause the flip-flop to respond immediately with regard to the clock input.
• The circuit that is primarily responsible for certain flip-flops to be designated as edge-triggered is the:

Discussion & Comments