Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Flip-Flops
On a J-K flip-flop, when is the flip-flop in a hold condition?
J = 0, K = 0
J = 1, K = 0
J = 0, K = 1
J = 1, K = 1
Correct Answer:
J = 0, K = 0
← Previous Question
Next Question→
More Questions from
Flip-Flops
A positive edge-triggered D flip-flop will store a 1 when ________.
A J-K flip-flop with J = 1 and K = 1 has a 20 kHz clock input. The Q output is ________.
When is a flip-flop said to be transparent?
In VHDL, in which declaration section is a COMPONENT declared?
Asynchronous inputs will cause the flip-flop to respond immediately with regard to the clock input.
The circuit that is primarily responsible for certain flip-flops to be designated as edge-triggered is the:
In VHDL, how many inputs will a primitive JK flip-flop have?
One example of the use of an S-R flip-flop is as a(n):
Determine the output frequency for a frequency division circuit that contains 12 flip-flops with an input clock frequency of 20.48 MHz.
If an input is activated by a signal transition, it is ________.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments