Discussion
Home ‣ Digital Electronics ‣ Flip-Flops Comments
- Question
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
Options- A. SET
- B. RESET
- C. clear
- D. invalid
- Correct Answer
- RESET
- 1. The timing network that sets the output frequency of a 555 astable circuit contains ________.
Options- A. three external resistors are used
- B. two external resistors and an external capacitor are used
- C. an external resistor and two external capacitors are used
- D. no external resistor or capacitor is required Discuss
- 2. An invalid condition in the operation of an active-HIGH input S-R latch occurs when ________.
Options- A. HIGHs are applied simultaneously to both inputs S and R
- B. LOWs are applied simultaneously to both inputs S and R
- C. a LOW is applied to the S input while a HIGH is applied to the R input
- D. a HIGH is applied to the S input while a LOW is applied to the R input Discuss
- 3. What is another name for a one-shot?
Options- A. Monostable
- B. Multivibrator
- C. Bistable
- D. Astable Discuss
- 4. What does the triangle on the clock input of a J-K flip-flop mean?
Options- A. level enabled
- B. edge-triggered Discuss
- 5. The output pulse width of a 555 monostable circuit with R1 = 4.7 kΩ and C1 = 47 µF is ________.
Options- A. 24 s
- B. 24 ms
- C. 243 ms
- D. 243 µs Discuss
- 6. What is the difference between the enable input of the 7475 and the clock input of the 7474?
Options- A. The 7475 is edge-triggered.
- B. The 7474 is edge-triggered. Discuss
- 7. What is the significance of the J and K terminals on the J-K flip-flop?
Options- A. There is no known significance in their designations.
- B. The J represents "jump," which is how the Q output reacts whenever the clock goes high and the J input is also HIGH.
- C. The letters were chosen in honor of Jack Kilby, the inventory of the integrated circuit.
- D. All of the other letters of the alphabet are already in use. Discuss
- 8. If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH?
Options- A. An invalid state will exist.
- B. No change will occur in the output.
- C. The output will toggle.
- D. The output will reset. Discuss
- 9. How is a J-K flip-flop made to toggle?
Options- A. J = 0, K = 0
- B. J = 1, K = 0
- C. J = 0, K = 1
- D. J = 1, K = 1 Discuss
- 10. Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?
Options- A. The logic level at the D input is transferred to Q on NGT of CLK.
- B. The Q output is ALWAYS identical to the CLK input if the D input is HIGH.
- C. The Q output is ALWAYS identical to the D input when CLK = PGT.
- D. The Q output is ALWAYS identical to the D input. Discuss
Flip-Flops problems
Search Results
Correct Answer: two external resistors and an external capacitor are used
Correct Answer: HIGHs are applied simultaneously to both inputs S and R
Correct Answer: Monostable
Correct Answer: edge-triggered
Correct Answer: 243 ms
Correct Answer: The 7474 is edge-triggered.
Correct Answer: The letters were chosen in honor of Jack Kilby, the inventory of the integrated circuit.
Correct Answer: No change will occur in the output.
Correct Answer: J = 1, K = 1
Correct Answer: The logic level at the D input is transferred to Q on NGT of CLK.
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.