Curioustab

Home » Digital Electronics » Shift Registers

When the output of a tristate shift register is disabled, the output level is placed in a:

float state
LOW state
high-impedance state
float or high-impedance state

Correct Answer: float or high-impedance state

← Previous Question Next Question→

More Questions from Shift Registers

To operate correctly, starting a ring shift counter requires:
The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains ________.
The bit sequence 10011100 is serially entered (right-most bit first) into an 8-bit parallel out shift register that is initially clear. What are the Q outputs after four clock pulses?
Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)
On the third clock pulse, a 4-bit Johnson sequence is Q0 = 1, Q1 = 1, Q2 = 1, and Q3 = 0. On the fourth clock pulse, the sequence is ________.
The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains ________.
What is meant by parallel load of a shift register?
With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in ________.
What does the output enable do on the 74395A chip?
If an 8-bit ring counter has an initial state 10111110, what is the state after the fourth clock pulse?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion