Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Flip-Flops
Edge-triggered flip-flops must have:
very fast response times
at least two inputs to handle rising and falling edges
positive edge-detection circuits
negative edge-detection circuits
Correct Answer:
positive edge-detection circuits
← Previous Question
Next Question→
More Questions from
Flip-Flops
A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states?
An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in?
The pulse width of a one-shot circuit is determined by ________.
Which of the following is correct for a D latch?
Gated S-R flip-flops are called asynchronous because the output responds immediately to input changes.
On a J-K flip-flop, when is the flip-flop in a hold condition?
A positive edge-triggered D flip-flop will store a 1 when ________.
A J-K flip-flop with J = 1 and K = 1 has a 20 kHz clock input. The Q output is ________.
When is a flip-flop said to be transparent?
In VHDL, in which declaration section is a COMPONENT declared?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments