CuriousTab
Search
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Field Effect Transistors (FET) problems
1. When not in use, MOSFET pins are kept at the same potential through the use of:
Options
A. shipping foil
B. nonconductive foam
C. conductive foam
D. a wrist strap
Show Answer
Scratch Pad
Discuss
Correct Answer: conductive foam
2. Using voltage-divider biasing, what is the voltage at the gate V
GS
?
Options
A. 5.2 V
B. 4.2 V
C. 3.2 V
D. 2.2 V
Show Answer
Scratch Pad
Discuss
Correct Answer: 5.2 V
3. The type of bias most often used with E-MOSFET circuits is:
Options
A. constant current
B. drain-feedback
C. voltage-divider
D. zero biasing
Show Answer
Scratch Pad
Discuss
Correct Answer: drain-feedback
4. When V
GS
= 0 V, a JFET is:
Options
A. saturated
B. an analog device
C. an open switch
D. cut off
Show Answer
Scratch Pad
Discuss
Correct Answer: saturated
5. When applied input voltage varies the resistance of a channel, the result is called:
Options
A. saturization
B. polarization
C. cutoff
D. field effect
Show Answer
Scratch Pad
Discuss
Correct Answer: field effect
6. Which JFET configuration would connect a high-resistance signal source to a low-resistance load?
Options
A. source follower
B. common-source
C. common-drain
D. common-gate
Show Answer
Scratch Pad
Discuss
Correct Answer: source follower
7. What is the transconductance of an FET when △I
D
= 1 mA and △V
GS
= 1 V?
Options
A. 1 kS
B. 1 mS
C. 1 kΩ
D. 1 mΩ
Show Answer
Scratch Pad
Discuss
Correct Answer: 1 mS
8. In the constant-current region, how will the I
DS
change in an n-channel JFET?
Options
A. As V
GS
decreases I
D
decreases.
B. As V
GS
increases I
D
increases.
C. As V
GS
decreases I
D
remains constant.
D. As V
GS
increases I
D
remains constant.
Show Answer
Scratch Pad
Discuss
Correct Answer: As V
GS
decreases I
D
decreases.
9. When an input signal reduces the channel size, the process is called:
Options
A. enhancement
B. substrate connecting
C. gate charge
D. depletion
Show Answer
Scratch Pad
Discuss
Correct Answer: depletion
10. The overall input capacitance of a dual-gate D-MOSFET is lower because the devices are usually connected:
Options
A. in parallel
B. with separate insulation
C. with separate inputs
D. in series
Show Answer
Scratch Pad
Discuss
Correct Answer: in series
First
2
3
4
5
More in Electronics:
Alternating Current and Voltage
Alternating Current vs Direct Current
Analog and Digital Converters
Analog to Digital
Arithmetic Operations and Circuits
Basic Op-Amp Circuits
Bipolar Junction Transistors (BJT)
Capacitors
Combinational Logic Circuits
Computer Hardware and Software
Diodes and Applications
Field Effect Transistors (FET)
Flip-Flops and Timers
Inductors
Logic Circuit Simplification
Logic Gates
Magnetism and Electromagnetism
Measurement, Conversion and Control
Number Systems and Codes
Ohm's Law
Operational Amplifiers
Parallel Circuits
Programmable Logic Devices (PLD)
Quantities and Units
RC Circuits
Resistance and Power
RL Circuits
RLC Circuits and Resonance
Semiconductor Memory
Semiconductor Principles
Sequential Logic Circuits
Series-Parallel Circuits
Series Circuits
Special-Purpose Op-Amp Circuits
Standard Logic Devices (SLD)
Testing and Troubleshooting
Thyristors and Tranducers
Time Response of Reactive Circuits
Transformers
Transistors and Applications
Voltage and Current