Sample-and-hold circuits in analog-to digital converters (ADCs) are designed to:

• sample and hold the output of the binary counter during the conversion process
• stabilize the comparator's threshold voltage during the conversion process
• stabilize the input analog signal during the conversion process
• sample and hold the D/A converter staircase waveform during the conversion process