Curioustab

Home » Digital Electronics » Shift Registers

What is the preset condition for a ring shift counter?

all FFs set to 1
all FFs cleared to 0
a single 0, the rest 1
a single 1, the rest 0

Correct Answer: a single 1, the rest 0

← Previous Question Next Question→

More Questions from Shift Registers

In a 6-bit Johnson counter sequence there are a total of how many states, or bit patterns?
How much storage capacity does each stage in a shift register represent?
What is a recirculating register?
A modulus-12 ring counter requires a minimum of ________.
A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing ________.
An 8-bit serial in/serial out shift register is used with a clock frequency of 2 MHz to achieve a time delay (td) of ________.
A bidirectional 4-bit shift register is storing the nibble 1110. Its input is LOW. The nibble 0111 is waiting to be entered on the serial data-input line. After two clock pulses, the shift register is storing ________.
The bit sequence 0010 is serially entered (right-most bit first) into a 4-bit parallel out shift register that is initially clear. What are the Q outputs after two clock pulses?
If a 10-bit ring counter has an initial state 1101000000, what is the state after the second clock pulse?
What is the difference between a shift-right register and a shift-left register?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion