Curioustab

Home » Digital Electronics » Shift Registers

Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)

1100
0011
0000
1111

Correct Answer: 0000

← Previous Question Next Question→

More Questions from Shift Registers

On the third clock pulse, a 4-bit Johnson sequence is Q0 = 1, Q1 = 1, Q2 = 1, and Q3 = 0. On the fourth clock pulse, the sequence is ________.
The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains ________.
What is meant by parallel load of a shift register?
With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in ________.
What does the output enable do on the 74395A chip?
If an 8-bit ring counter has an initial state 10111110, what is the state after the fourth clock pulse?
What is a transceiver circuit?
In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________.
An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output?
A sequence of equally spaced timing pulses may be easily generated by which type of counter circuit?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion