Curioustab

Home » Digital Electronics » Flip-Flops

Determine the output frequency for a frequency division circuit that contains 12 flip-flops with an input clock frequency of 20.48 MHz.

10.24 kHz
5 kHz
30.24 kHz
15 kHz

Correct Answer: 5 kHz

← Previous Question Next Question→

More Questions from Flip-Flops

If an input is activated by a signal transition, it is ________.
Which of the following is correct for a gated D flip-flop?
What is one disadvantage of an S-R flip-flop?
A push-button switch is used to input data to a register. The output of the register is erratic. What could be causing the problem?
A correct output is achieved from a master-slave J-K flip-flop only if its inputs are stable while the:
The output of a gated S-R flip-flop changes only if the:
The toggle condition in a master-slave J-K flip-flop means that Q and will switch to their ________ state(s) at the ________.
Which is not an Altera primitive port identifier?
Connecting components together using HDL is not difficult.
VHDL was created as a very flexible language and it allows us to define the operation of clocked devices in the code without relying on logic primitives.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion