Curioustab

Home » Digital Electronics » Flip-Flops

What is one disadvantage of an S-R flip-flop?

It has no enable input.
It has an invalid state.
It has no clock input.
It has only a single output.

Correct Answer: It has an invalid state.

← Previous Question Next Question→

More Questions from Flip-Flops

A push-button switch is used to input data to a register. The output of the register is erratic. What could be causing the problem?
A correct output is achieved from a master-slave J-K flip-flop only if its inputs are stable while the:
The output of a gated S-R flip-flop changes only if the:
The toggle condition in a master-slave J-K flip-flop means that Q and will switch to their ________ state(s) at the ________.
Which is not an Altera primitive port identifier?
Connecting components together using HDL is not difficult.
VHDL was created as a very flexible language and it allows us to define the operation of clocked devices in the code without relying on logic primitives.
A gated S-R flip-flop goes into the SET condition when S is HIGH, R is LOW, and EN is HIGH.
All multivibrators require feedback.
Most basic latches and flip-flops are available in IC packages of eight latches or flip-flops with a common clock.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion