Curioustab

Home » Digital Electronics » Digital System Projects Using HDL

In a digital clock application, the basic frequency must be divided down to:

1 Hz.
60 Hz.
100 Hz.
1000 Hz.

Correct Answer: 1 Hz.

← Previous Question Next Question→

More Questions from Digital System Projects Using HDL

Which is not a step used to define the scope of an HDL project?
In the frequency counter, when is the new count stored in the display register?
In the digital clock project, what is the frequency of the MOD-6 counter in the minutes section?
In the frequency counter, if the clock generator produces a 100 kHz system clock signal, how many decade counters are required to measure 1 Hz?
In the digital clock project, when does the PM indicator go high?
Which is not a step in strategic planning for HDL development?
In a frequency counter, what happens at high frequencies when the sampling interval is too long?
In the keypad application, just after the 4 ms mark the simulation imitates the release of the key by changing the column value back to F hex, which causes the d output to go into its Hi-Z state. On the next rising clock edge, what happens to dav?
In the frequency counter, the pulse width of the enable signal is very critical for taking an accurate frequency measurement.
A frequency counter is a circuit that can measure and display the frequency of a signal.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion