Curioustab

Home » Digital Electronics » Counters

Three cascaded decade counters will divide the input frequency by ________.

10
20
100
1,000

Correct Answer: 1,000

← Previous Question Next Question→

More Questions from Counters

The terminal count of a 3-bit binary counter in the DOWN mode is ________.
For a one-shot application, how can HDL code be used to make a circuit respond once to each positive transition on its trigger input?
One of the major drawbacks to the use of asynchronous counters is:
When two counters are cascaded, the overall MOD number is equal to the ________ of their individual MOD numbers.
A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of ________.
List which pins need to be connected together on a 7492 to make a MOD-12 counter.
How many flip-flops are required to construct a decade counter?
The circuit given below fails to produce data output. The individual flip-flops are checked with a logic probe and pulser, and each checks OK. What could be causing the problem?
The process of designing a synchronous counter that will count in a nonbinary manner is primarily based on:
In a VHDL retriggerable edge-triggered one-shot, which condition will not exist when a clock edge occurs?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion