Synchronous (parallel) counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:

• input clock pulses are applied only to the first and last stages.
• input clock pulses are applied only to the last stage.
• input clock pulses are applied simultaneously to each stage.
• input clock pulses are not used to activate any of the counter stages.