Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Counters
Synchronous counters eliminate the delay problems encountered with asynchronous counters because the:
input clock pulses are applied only to the first and last stages
input clock pulses are applied only to the last stage
input clock pulses are not used to activate any of the counter stages
input clock pulses are applied simultaneously to each stage
Correct Answer:
input clock pulses are applied simultaneously to each stage
← Previous Question
Next Question→
More Questions from
Counters
In an HDL ring counter, many invalid states are included in the programming by:
List which pins need to be connected together on a 7493 to make a MOD-12 counter.
A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (tp(tot)) is ________.
Integrated-circuit counter chips are used in numerous applications including:
Which of the following is an invalid state in an 8421 BCD counter?
A counter with a modulus of 16 acts as a ________.
Four cascaded modulus-10 counters have an overall modulus of ________.
Using four cascaded counters with a total of 16 bits, how many states must be deleted to achieve a modulus of 50,000?
What type of device is shown below?
After 10 clock cycles, and assuming that the DATA input had returned to 0 following the storage sequence, what values would be stored in Q4, Q3, Q2, Q1, Q0 of the register in Figure 7-5?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments