Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Electronics
»
Flip-Flops and Timers
What is one disadvantage of an S-R flip-flop?
It has no Enable input.
It has a RACE condition.
It has no clock input.
It has only a single output.
Correct Answer:
It has a RACE condition.
← Previous Question
Next Question→
More Questions from
Flip-Flops and Timers
An astable multivibrator is a circuit that:
What is another name for a one-shot?
A basic S-R flip-flop can be constructed by cross-coupling which basic logic gates?
If both inputs of an S-R NAND latch are LOW, what will happen to the output?
What is the significance of the J and K terminals on the J-K flip-flop?
Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?
Which of the following is correct for a gated D-type flip-flop?
Which of the following describes the operation of a positive edge-triggered D-type flip-flop?
When both inputs of a J-K flip-flop cycle, the output will:
Multivibrators must be level-triggered.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments