Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Electronics
»
Flip-Flops and Timers
If both inputs of an S-R NAND latch are LOW, what will happen to the output?
The output would become unpredictable.
The output will toggle.
The output will reset.
No change will occur in the output.
Correct Answer:
The output would become unpredictable.
← Previous Question
Next Question→
More Questions from
Flip-Flops and Timers
What is the significance of the J and K terminals on the J-K flip-flop?
Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?
Which of the following is correct for a gated D-type flip-flop?
Which of the following describes the operation of a positive edge-triggered D-type flip-flop?
When both inputs of a J-K flip-flop cycle, the output will:
Multivibrators must be level-triggered.
When using master-slave flip-flops, the data is entered into the flip-flop on the leading edge of the clock, but the output does not change until the trailing edge of the clock.
Pulse-triggered flip-flops are identified by a bubble on the Q output terminal.
Edge-triggered flip-flops can be identified by the triangle on the clock input.
The 555 timer can be used in either the bistable mode or the monostable mode.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments